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1 
I1Q COMPENSATION OF FREQUENCY
 
DEPENDENT RESPONSE MISMATCH IN A
 
PAIR OF ANALOG LOW-PASS FILTERS
 
FIELD OF THE INVENTION 5 
The present invention concerns compensation of matched 
two-path real filter pairs. More specifically, the present inven­
tion concerns (I/Q) compensation of frequency dependent 
response mismatch for a pair of analog (low) pass filters. 10 
BACKGROUND 
Multiple channels of data can share a single transmission 
medium, but a receiver may desire data from one channel. 15 
Therefore, to isolate the desired channel for processing, trans­
ceivers typically perform at least three operations on the 
received signal: (1) the undesired channels are filtered out; (2) 
the desired channel is "shifted" to dc, where it can be pro­
cessed; and (3) the signal is amplified. The order ofthe opera­ 20 
tions depends on the design of the transceiver. Shifting a 
signal may be accomplished by mixing the signal with a local 
oscillator signal. 
In superheterodyne transceivers, the input signal (e.g., a 
Radio Frequency ("RF") signal) is amplified and filtered. 25 
Then, the filtered RF signal is shifted to an intermediate 
frequency ("IF") where it is passed through a highly selective 
filter and substantially amplified before it is shifted to de for 
processing. 
Direct conversion transceivers use techniques to avoid hav­ 30 
ing to use an IF, thereby saving power, cost and allowing for 
a smaller physical design for some applications (e.g., mobile 
commnnications devices). A part ofan exemplary direct con­
version (zero-IF) receiver 100 is illustrated in FIG. 1. The 
receiver 100 includes an antenna (A) 102, a low-noise ampli­ 35 
fier (LNA) 104, two mixers 106, 108, two real low-pass filters 
(LPFs) 110, 112, two analog-to-digital converters (ADCs) 
114, 116, and a Fast Fourier Transform (FFT) module 118. 
The FFT module 118 may be included, e.g., as part of an 
exemplary Orthogonal Frequency Division Multiplexer 40 
(OFDM) Digital Signal Processor (DSP), used in the appli­
cation of802.lla, 802.llg or another OFDM standard. 
Antenna 102 receives signal, X IM which is fed to the input 
ofLNA 104. LNA 104 amplifies signal xlNand outputs signal 
xA . Signal X A is input in parallel to each of the mixers 106, 45 
108. Mixer 106 mixes signal XA with local oscillator signal, 
10 1 ("I") and outputs signal Xl' Mixer 108 mixes signal xA with 
local oscillator signal, 102 ("Q") and outputs signal x2 . The 
two local oscillator signals, 101 ("I") and 102 ("Q") are quadra­
ture related (separated in phase by 90°). Signal Xl is filtered by 50 
low-pass filter 110, outputting filtered signal Y1' Signal x2 is 
filtered by low-pass filter 112, outputting filtered signal Y2' 
Filtered signals Y1' Y2' are input to ADCs 114, 116, respec­
tively, which sample the analog filtered signals y l' Y2 at a 
sampling frequency, fs . The digital outputs from ADCs 114, 55 
116 are input to FFT 118 which processes and reforms the 
transmitted signal in the digital domain. 
An exemplary zero-IF transmitter (TX) chain 200 is shown 
in FIG. 2. Transmitter (TX) chain 200 starts with a DSP 202, 
followed by a pair of digital-to-analog converters (DACs) 60 
204, 206, a pair of LPFs 208, 210, a mixer/LO block 212, a 
power amplifier (PA) 214, and an antenna 216. DSP 202 
generates and outputs pairs of digital quadrature signals, 
which are input to the pair ofDACs 204, 206. The DACs 204, 
206, operating at a sample rate f" convert the digital quadra­ 65 
ture signals to analog quadrature signals. The analog quadra­
ture signals are input to the pair of real low pass filters 208, 
2 
210. The real low pass filter pair 208, 210 filter the analog 
signals, and the filtered analog signals are input to the mixer/ 
local oscillator block 212. Mixer/lo block 212 mixes LPF 208 
output signal with 10 1 (I), mixes LPF 210 output signal with 
102 (Q), and combines the two mixed signals. The output from 
mixer/lo block 212 is fed to a power amplifier 214, which 
amplifies the signal prior to transmission over antenna 216. 
The two quadrature paths (I path and Q path), correspond­
ing to the I and Q local oscillator signals, allow the direct 
conversion receiver/transmitter to avoid having to use an IF. 
Unfortnnately, the characteristics ofdirect conversionreceiv­
ers, transmitters, and transceivers are not ideal. 
I/Q mismatch (sometimes referred to as I/Q errors) causes 
I/Q imbalance (sometimes referred to as I/Q leakage). I/Q 
imbalance in receivers, transmitters, and transceivers, an area 
of concern to the present invention, shall now be described. 
Main contributors of the RX 100 chain's (FIG. 1) I/Q imbal­
ance are the gain error (oG1 ) 105 ofthe mixers (106, 108), the 
phase error (oP1) 107 in the local oscillator signals, the gain 
(oG2 (w)) 109 and phase (oP2 (w)) 111 mismatch between the 
LPF's (110,112) transfer functions, and the gain error (oG3 ) 
115 between theADCs (114,116). 
Slight differences in the components of the mixers 106, 
108 may contribute to the gain error (oG1) 105. Slight differ­
ences in the I/Q relationship ofthe 10 1 and 102 , and the I and Q 
signals that are not exactly in quadrature may cause phase 
error (oP1) 107. Component mismatches between filters 110, 
112 may cause the gain (oG2(w)) 109 and phase (OP2(W)) 111 
errors. If the components of filters 110, 112 are not perfectly 
matched, (i.e., if the transfer fnnctions do not match (HI (w) 
",H2 ( w), where HI (w) represents the transfer function for LPF 
110 and H2 ( w), represents the transfer function for LPF 112)) 
then a non-zero transfer function Hd)w), contributes to a 
leaked (nndesired or difference) output component. Even 
when the filters are fabricated at the same time and on the 
same integrated chip, component mismatch of 0.2% to 0.5% 
or even larger may still occur. A parallel model of an imper­
fect low-pass filtering operation is illustrated in FIG. 3. The 
top branch represents the common component, hem, ofHI (w) 
and H2 ( w), which produces the desired output. The bottom 
branch represents the difference component, hdfi between 
HI (w) and H2 ( w), which produces the leaked signal. Return­
ing to FIG. 1, slight differences in the components of the 
ADCs 114, 116 may contribute to the gain error (oG3 ) 115. 
The I/Q imbalance contribution of gain and phase errors 
can be modeled as a two-input two-output linear network with 
some inter-coupling coefficients. These simple models can be 
individually applied to each block of mixers/lo, LPFs and 
ADCs, as shown in error model representations 120, 122, and 
124, respectively of FIG. 1. Note that the LPF error model 
representation coefficients are a function of frequency, which 
significantly complicates the modeling and compensation. 
Main contributors of the TX 200 chain's (FIG. 2) I/Q 
imbalance are the gain error (oG1 ) 211 of the mixer/lo block 
212, the phase error (OP1 ) 213 in the local oscillator signals, 
the gain (oG2 (w)) 207 and phase (oP2 (w)) 209 mismatch 
between the LPF's (208, 210) transfer functions, and the gain 
error (oG3 ) 205 between the digital-to-analog data converters 
(204,206). The I/Q imbalance contribution ofgain and phase 
errors can be modeled as a two-input two-output linear net­
work with some inter-coupling coefficients. These simple 
models can be individually applied to each block ofmixers/lo, 
LPFs and DACs, as shown in error model representations 
218,220, and 222, respectively of FIG. 2. Note that the LPF 
error model representation coefficients are a fnnction of fre­
quency, which significantly complicates the modeling and 
compensation. 
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FIG. 4 illustrates the concepts of leakage and compensa­
tion which may be applied to I/Q receivers, transmitters and 
transceivers using two-input two-output leakage and correc­
tion models. 
In mathematical terms a leakage stage 404 may be 
described as: 
~ ~ 
Y =AZeakx x (1) 
where -;=[YI,Y2]T (output), -;=[XI ,X2 ]T (input) and A Zeak 10 
(model) are given in FIG. 4. The resulting image rejection 
ratio (IMR) corresponding to the leakage stage 404 can be 
calculated by: 
15 
(1 + bG2 + 2bGcosbP) I
 
IMR" IOlog10 (1 + bG2 + 2bGcosbP) [dB]
I 
The concept ofIMR shall now be described. An imperfect 20 
quadrature signal can be modeled in the phase domain as two 
rotating phasors with Wo angular frequency by (n/2-<jJ) apart, 
and with AI and AQ magnitudes. The frequency domain rep­
resentation ofthis two-path signal contains a desired compo­
nent at Wo and a leakage (undesired) component at -WOo The 25 
image rejection ratio (IMR) may be used as a representation 
for the degree ofI/Q imbalance. The IMR would be infinitely 
large (desirable) ifthe gain imbalance y=AJAQ was unity and 
the phase imbalance <jJ was zero; such an IMR (corresponding 
to leakage stage 404) would be represented in the A Zeak model 30 
representation with oG=1 and OP=O. 
The concept ofI/Q imbalance compensation is straightfor­
ward: whatever "leaks" due to I/Q mismatch can be cancelled 
by deliberately "leaking back" the same amount. To compen­
sate for this I/Q leakage, first, the coefficients of the error 35 
matrix A Zeak should be estimated using off-line or on-line 
estimation methods. Off-line estimation methods refer to test 
methods conducted while normal operation of the receiver/ 
transmitter is not in progress, e.g., normal operations have 
been suspended to inject test signals into the LPF pair and 40 
measure the response ofthose test signals. On-line estimation 
methods refer to estimation methods which may be con­
ducted during normal receiver/transmitter operation, without 
suspending the receiver/transmitter normal functions. 
Some known off-line estimation methods use sets ofone or 45 
multiple test frequencies (tones) sent simultaneously into the 
I/Q chain; measurements are performed by the DSP (FFT) 
block at the output. Due to the frequency dependency of the 
LPFs, testing in these known methods is performed over a 
large number of sets of frequencies (tones) to determine the 50 
error matrix A Zeak' Other known compensation methods use 
test-signal based adaptive tuning algorithms, e.g., where test­
ing is repeated iteratively and the A Zeak may be gradually 
adjusted and allowed to converge over time. Examples of 
known off-line estimation methods are included in the fol- 55 
lowing references: 
J. K. Cavers and M. W. Liao, "Adaptive compensation for 
imbalance and offset losses in direct conversion transceivers," 
IEEE Transactions on Vehicular Technology, Vol. 42, No.4, 
pp. 581-588 (November 1993); 60 
J. P. F. Glas, "Digital I/Q imbalance compensation in a 
low-IF receiver," Proceedings ofthe IEEE Global Communi­
cations Conference, pp. 1461-1466 (1998); 
F. E. Churchill, G. W. Ogar, and B. J. Thompson, "The 
correction of I and Q errors in a coherent processor," IEEE 65 
Transactions on Aerospace and Electronic Systems, Vol. 
AES-17, pp. 131-137 (January 1981); 
4 
K. Pun, J. Franca, and C. Azeredo-Leme, "Widebanddigi­
tal correction of! and Q mismatch in quadrature radio receiv­
ers," Proceedings of the IEEE International Symposium on 
Circuits and Systems, pp. Y. 661-Y. 664 (2000); 
X. J. Tao, "Frequency dependent I/Q calibration," Techni­
cal memorandum, Agere Systems, (Oct. 9, 2001); and 
L. Der and B. Razavi, "A 2-GHz CMOS image-reject 
receiver with LMS calibration," IEEE Journal ofSolid-State 
Circuits, Vol. 38, No.2, pp. 167-175 (February 2003). 
Still other known compensation methods which avoid 
training (test) signals use blind, on-line adaptive methods to 
estimate and correct the I/Q imbalance. Examples of known 
on-line estimation methods are included in the following 
references: 
M. Valkama, M. Renfors, and Y. Koivunen, "Advanced 
methods for I/Q imbalance compensation in communication 
receivers," IEEE Transactions on Signal Processing, Vol. 49, 
No. 10, pp. 2335-2344 (October 2001); 
L. Yu and W. M. Snelgrove, "A novel adaptive mismatch 
cancellation system for quadrature IF radio receivers," IEEE 
Transactions on Circuits and Systems-II: Analog and Digital 
Signal Processing, Vol. 46, No.6, pp. 789-801 (June 1999); 
and 
K. Pun, J. Franca, and C. Azeredo-Leme, "The correction 
of frequency-dependent I/Q mismatches in quadrature 
receivers by adaptive signal separation," Proceedings ofthe 
International Conference on ASIC, pp. 424-427 (2001). 
Once A Zeak is estimated, a correction matrix A corr can be 
found by 
Acorr=AZeak-l 
The correction matrix A corr may be used to cancel the I/Q 
leakage. The concept of I/Q leakage compensation is illus­
trated in FIG. 4 with respect to a single input frequency. 
Signal Xc 402 (shown in the frequency domain) including no 
I/Q mismatch (no component at -wo), is input to an I/Q 
leakage stage 404. The leakage stage 404 has transfer func­
tionAzeak 406. The output ofleakage stage 404 is uncorrected 
signalYc 408. SignalYcincludes a desirable component at Wo 
and an undesirable (or leakage) component at -WOo Signal Yc 
408 is input to a correction stage 410 with transfer function 
A corr 412. The output from the correction stage 410 is signal 
Zc 414. Since A corr 412 should be tunable and requires high 
precision, it is usually implemented in the digital domain. The 
amplitude ofthe component at -wo for compensated signal Zc 
414 has been reduced with respect to the corresponding com­
ponent ofthe uncompensated signal Yc408. Due to imperfect 
error estimation and finite word-length digital correction, 
some residual I/Q mismatch (component at -wo) will remain 
in the corrected output Zc 414. 
Note that the above described I/Q imbalance compensation 
concept is valid for both receiver (RX) and transmitter (TX) 
applications. The RX implementation applies digital "correc­
tions" or "compensation" following the I/Q leakage in the 
receiver (AZeak precedes A corr) . The TX implementation 
applies digital "pre-distortion" to the digital signal before the 
signal is subjected to I/Q leakage in the transmitter circuitry 
(Acorr precedes A Zeak) 
The I/Q mismatch (oG2 (w) and oP2 (w)) of the filters is 
frequency dependent, while the I/Q mismatch ofthe front-end 
(oGI and OPI) and the ADCs and/or DACs (oG3 ) can be 
considered frequency independent in first order. Therefore, 
the error matrix A Zeak (w) should be estimated for several 
frequencies. Thus, the implementation of the correction 
matrix A corr (w) becomes costly since it should be effective 
over the whole band of frequencies of interest. Known fre­
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quency-dependent I/Q estimation/correction methods treat 
the zero-IF filters as a black box. 
Some known methods (previously referenced) to deter­
mine the characteristics of this "black box" require the inser­
tion of an extensive range of test signals obtaining measure­
ments over a large number of frequencies. Then elaborate 
correction models with numerous modeling variables are 
determined and implemented. The incorporation ofelaborate 
testing circuitry and elaborate correction circuitry (e.g., 
sometimes including 1,000 to 100,000 or more gates) may 10 
consume significant power, may occupy a significant amount 
oflimited circuit board space available, and may add signifi­
cant cost to the device. In many low cost, limited power, 
miniature size applications (e.g., hand-held mobile battery 
operated communication devices) such test signaling and cor- 15 
rection circuitry is highly undesirable. In addition, the use of 
significant amounts of time required to conduct the tests is 
also highly undesirable. For a battery operated mobile com­
munications device, the time required to conduct the model 
characterization testing, drains valuable energy from the bat- 20 
tery, limiting normal communications operating time 
between battery recharges. In addition, normal operations are 
suspended during the off-line test signal measuring intervals 
possibly disrupting or limiting service. For other communi­
cations devices (e.g., a base station, communicating with 25 
multiple mobile communications devices) extensive off-line 
time for testing may be unacceptable, as it may reduce overall 
system capacity and may interrupt service. Other known 
methods may use complex adaptive algorithms requiring 
complex models, numerous adjustment variables, and may 30 
require time to converge. Quality ofservice may be adversely 
affected during these convergences. 
In light of the above discussion, there is a need for better 
methods and apparatus to provide I/Q compensation, particu­
larly for low pass real filters. Areas which could use improve- 35 
ment include a reduction in complexity of: the leakage esti­
mation test evaluation circuitry, the leakage estimation test 
method, the compensation model, and the compensation cir­
cuitry. New compensation methods and apparatus which 
reduce the receiver, transmitter, and/or transceiver off-line 40 
time for leakage estimation testing would also be beneficial. 
SUMMARY OF THE INVENTION 
The invention describes apparatus and methods for mea­ 45 
suring, determining, and compensating for frequency depen­
dent imbalance in real filter pairs, e.g., I/Q frequency depen­
dent imbalance in I/Q real LPF pairs in receivers, 
transmitters, and/or transceivers. In addition, the invention 
may also measure, determine, and/or compensate for some 50 
frequency independent imbalances in the receiver and/or 
transmitter chain, such as I/Q frequency independent imbal­
ances caused by ADC pairs and/or DAC pairs. 
An I/Q compensation method in accordance with the 
invention uses a simple compensation module, placed in the 55 
receiver/transmitter chain, with a gain adjustment coefficient 
and a delay adjustment coefficient. A simple compensation 
module in accordance with the present invention is in contrast 
to known methods employing a complex compensation mod­
ule using numerous, e.g., 100's or 1000's or more, ofadjust­ 60 
ment variables. 
The gain adjustment coefficient may be determined using 
simple calculations, e.g., a gain ratio, of off-line amplitude 
measurement data collected at a selected gain measurement 
frequency. In some embodiments, in which the pair of filters 65 
to be compensated are low pass filters, the selected gain 
measurement frequency is selected near the middle of the 
pass band of the filter. In some embodiments, in which the 
pair of filters to be compensated are low pass filters, the 
selected gain measurement frequency is selected "close to 
dc". In some other embodiments in which the pair of filters to 
be compensated are band-pass filters, the selected gain mea­
surement frequency is selected "close to" a band-pass center. 
The delay adjustment coefficient ofthe present invention is 
also determined using simple calculations, e.g., an angle dif­
ference and a scale factor, ofoff-line phase measurement data 
collected at a selected phase measurement frequency. In some 
embodiments, the selected phase measurement frequency is a 
value above the selected gain measurement frequency. In 
some embodiments, the phase measurement frequency is 
selected near the edge of the band-pass region of the filters, 
e.g., "close to" a cutoff frequency of the filters. In some 
embodiments, the phase measurement frequency is in the 
upper portion ofthe transition region ofthe filters, e.g., a 0-20 
dB or a 0-3 dB attenuation region with respect to an average 
value. 
These simple compensation parameter determination 
methods in accordance with the present invention are in con­
trast to known implementations for frequency dependent 
compensation which use complex parameter determination 
methods, such as adaptive tuning algorithms, segmented 
models, etc. 
In some embodiments of the invention, a single test signal 
including two distinct frequencies, e.g., a selected gain mea­
surement frequency and a selected phase measurement fre­
quency, is generated and inserted as a single input to both of 
the LPF paths. An output signal corresponding to each filter of 
the pair is measured for gain at the first frequency and for 
phase at the second frequency, e.g., using an FFT as part ofa 
DSP. Relative data between the amplitude measurements of 
the two output signals at the first frequency, e.g. at the gain 
frequency, is used to determine the gain error estimate. Rela­
tive data between the phase measurements of the two output 
signals at the second frequency, e.g., the phase frequency, is 
used to determine the phase error estimate. Since the inven­
tion may use a common test signal input to both LPF paths 
and rely on relative data for compensation parameter deter­
mination, the test signal need not be precisely controlled in 
terms of exact amplitude and/or frequency. This accommo­
dation ofthe invention to an imprecise test signal facilitates a 
simple and inexpensive test signal generation implementa­
tion. In addition, since the measurements for compensation 
parameter determination may be obtained from one set of 
output measurements from a single input signal, the off-line 
time required to obtain compensation module parameters is 
minimal. 
In some embodiments ofthe invention, two single tone test 
signals are generated and applied at different times, e.g., a 
first signal at a selected gain measurement frequency fol­
lowed, e.g., almost immediately, by a second signal at a 
selected phase measurement frequency. The two signals, each 
occurring at different time with a different frequency may be 
thought of as a single composite signal. 
In some embodiments, the compensation module values 
may be measured, determined, and loaded into the compen­
sation module once, e.g. at the factory. Alternatively, or in 
addition, the compensation module values may be measured, 
determined and loaded into the compensation module once 
per power on cycle, e.g., at turn-on. In still other embodi­
ments, the compensation module values may be measured, 
determined, and loaded into the compensation module peri­
odically and/or multiple times during a tum-on cycle, e.g., 
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once initially at tum-on and then periodically at opportunistic 
times such as when the transmitter/receiver is not being used 
for communications. 
In some embodiments in accordance with the invention, 
e.g., using transceivers, various components already avail­
able may be reused for the test signal generation, measure­
ment, and/or determination. For example, when performing 
operations related to the compensation of the transmitter's 
LPFs, the receiver's ADCs may coupled to the output of the 
transmitter's LPFs. TheADCs may be coupled to an existing 10 
DSP. The ADCs and DSP may then be used for output signal 
measurements. In such embodiments, the effect of the 
receiverADCs, e.g., any I/Q path frequency independent gain 
imbalance, may be removed by performing a second set of 
measurements with the inputs to the ADCs switched. When 15 
performing operations related to the compensation of the 
receiver, one of the transmitter's DACs may be used to gen­
erate an analog test signal. 
In some embodiments in accordance with the invention, the 
gain error estimate used in the compensation module is a 20 
constant gain value set to the gain estimate obtained at the 
single gain test frequency. In some embodiments, the gain 
fa~tor in the compensation module may be: lIbG (fg ), where 
oG (fg ) is the determined estimated gain error at selected gain 
measurement test frequency fg . The delay error estimate (a 25 
time delay) used in the compensation module may be a con­
stant with respect to frequency. The delay error estimate may 
be determined using the determined phase error estimate 
value at one test frequency if it is assumed that the phase 
changes linearly with frequency. In some embodiments, the 30 
delay error estimate is determined using the equation: 
"t~(8Pif;,»/(2JtJ;,)~8p((j)p)/(j)p, 
where bf> (fp ) is the determined estimated phase delay at 
selected phase measurement test frequency fp- The compen­ 35 
sation module of the present invention lends itself to simple 
digital design implementations, and may have a digital design 
implementation. 
Different types ofLPFs, e.g., those filters that have a rela­
tively constant gain over the intended bandwidth and have a 40 
relatively linear phase error over the intended bandwidth, 
may be better suited for use with the compensation module of 
the present invention. Statistical analysis may be used to 
determine types of real filters that are better suited for the 
compensation method of the present invention and to select 45 
the test frequencies that should be used. Median data from 
simulation runs may be used to determine the test frequencies 
selected, e.g., a frequency to use for phase test measurement 
estimation. One approach is to select the phase test frequency 
near the cutoff frequency producing the minimal RMS error 50 
over the bandpass ofthe filter. A second approach is to select 
the phase test frequency near the cutoffwhere the phase error 
is observed in the simulation to be dominant. Filter type 
selection may consider receiver, transmitter, and/or trans­
ceiver design in order to accommodate the simple compen- 55 
sation module of the present invention. The method used for 
selection of the frequency estimation test frequency may be 
chosen to suit the requirements of the specific application. 
BRIEF DESCRIPTION OF THE DRAWINGS 60 
FIG. 1 illustrates an exemplary receiver I/Q chain and I/Q 
error models. 
FIG. 2 illustrates an exemplary transmitter I/Q chain and
 
I/Q error models. 65
 
FIG. 3 illustrates a parallel model ofan imperfect low-pass
 
filtering operation. 
FIG. 4 illustrates the concept ofI/Q leakage compensation. 
FIG. 5 illustrates an exemplary I/Q receiver chain includ­
ing a two parameter digital compensation (correction) mod­
ule in accordance with the present invention. 
FIG. 6 illustrates an exemplary I/Q transmitter chain 
including a two parameter digital compensation (pre-distor­
tion) module in accordance with the present invention. 
FIG. 7 illustrates an exemplary I/Q receiver chain showing 
signal routing used for compensation parameter determina­
tion in accordance with the present invention. 
FIG. 8 illustrates an exemplary I/Q receiver chain, includ­
ing an exemplary compensation (correction) module of the 
present invention, showing signal routing used for normal 
receiver operation. 
FIG.9 illustrates an exemplary I/Q transmitter chain show­
ing signal routing used for compensation parameter determi­
nation in accordance with the present invention. 
FIG. 10 illustrates an exemplary I/Q transmitter chain, 
including an exemplary compensation (pre-distortion) mod­
ule of the present invention, showing signal routing used for 
normal transmitter operation. 
FIG. 11 illustrates an exemplary variable delay (first-order 
interpolation) filter and an exemplary digital compensation 
(correction/pre-distortion) circuit in accordance with the 
present invention. 
FIG. 12 is a flowchart of an exemplary receiver filter pair 
I/Q imbalance compensation method in accordance with the 
present invention. 
FIG. 13 is a flowchart ofan exemplary transmitter filter pair 
I/Q imbalance compensation method in accordance with the 
present invention. 
FIG. 14 shows statistical results for simulations of four 
exemplary filters. 
FIG. 15 shows yield curves corresponding to the statistical 
results for the four exemplary filters. 
FIG. 16 shows estimation error vs estimation frequency for 
the four exemplary filters. 
FIG. 17 summarizes comparison results for the four filters 
evaluated. 
FIG. 18 shows estimation error ofthe linear approximation 
ofphase imbalance. 
DETAILED DESCRIPTION 
The present invention involves novel methods and appara­
tus for compensating frequency dependent mismatch such as 
frequency dependent mismatch in a pair of analog real low 
pass filters. The following description is presented to enable 
one skilled in the art to make and use the invention, and is 
provided in the context of particular embodiments and meth­
ods. Various modifications to the disclosed embodiments and 
methods will be apparent to those skilled in the art, and the 
general principles set forth below may be applied to other 
embodiments, methods and applications. Thus, the present 
invention is not intended to be limited to the embodiments and 
methods shown and the inventors regard their invention as the 
following disclosed methods, apparatus and materials and 
any other patentable subject matter to the extent that they are 
patentable. 
FIG. 5 illustrates an exemplary I/Q receiver chain 500 
implemented in accordance with the present invention. 
Receiver chain 500 includes an antenna 502, a low noise 
amplifier (LNA) 504, a pair of I/Q mixers 506, 508, a pair of 
real LPFs 510, 512, a pair ofADCs 514, 516, a digital com­
pensation (correction) module 518, and a FFT 524. Antenna 
502, LNA 504, and I/Q mixer pair 506, 508, may be similar or 
identical to components 102, 104, 106, and 108, respectively 
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of FIG. 1 and shall not be further described. LPFs 510, 512 
may be a real I/Q filter pair, selected in accordance with the 
invention, such that the filter has a relatively frequency-inde­
pendent pass-band gain error and a relatively linear pass-band 
phase error (i.e, a delay) for the pair of filters. An exemplary 5 
real I/Q filter pair 510, 512 may be a seventh-order Butter­
worth low-pass filter. The ADCs 514, 516 output signals Xl' 
x2, respectively, to the digital compensation module 518. The 
exemplary digital compensation (correction) module 518, 
implemented in accordance with the invention, includes a 10 
delay 520 which has been set to a tuned value (bP/t;!~ and a 
gain 522 which has been set to a tuned value (l/aG). The 
digital compensation (correction) module 518 provides an 
estimated correction for the I/Q leakage (I/Q imbalance) of 
the low pass filters 510, 512 (and perhaps of the ADCs 514, 15 
516). The output of the digital compensation (correction) 
module 518 signals xpl and xg2 are input to the FFT 524. 
FIG. 6 illustrates an exemplary I/Q transmitter chain 600 
implemented in accordance with the present invention. Trans­
mitter chain 600 includes a DSP 602, a digital compensation 20 
(pre-distortion) module 604, a pair ofDACs 610, 612, a pair 
ofLPFs 614, 616, an I/Q mixer block 618, a power amplifier 
620, and an antenna 622. DSP 602 outputs I path signal Xl and 
Q path signal X2 to the digital compensation (pre-distortion) 
module 604. The exemplary digital compensation (pre-dis- 25 
tortion) module 604, implemented in accordance with the 
invention, includes a delay 606 which has been set to a tuned 
value (b~/~p) and a gain 608 which has been set to a tuned 
value (l/aG). The digital compensation (pre-distortion) mod­
ule 604 provides an estimated adjustment to the Xl and x2 30 
signals from DSP 602 to compensate for the I/Q leakage (I/Q 
imbalance) of the low pass filters 614,616 (and perhaps the 
DACs 610, 612). The output of the digital compensation 
module 604 signals, xpl and Xg2, are input to the DACs 610, 
612, respectively. LPFs 614, 616 may be a real I/Q filter pair, 35 
selected in accordance with the invention, such that the filter 
has a relatively frequency-independent pass-band gain error 
and a relatively linear pass-band phase error (i.e., a delay) for 
the pair of filters (e.g., a seventh-order Butterworth low-pass 
filter). Mixer/lo block 618, power amplifier 620, and antenna 40 
622 may be similar or identical to components 212, 214 and 
216, respectively ofFIG. 2 and shall not be further described. 
FIG. 7 illustrates an exemplary I/Q receiver chain 700 
showing exemplary signal routing used for compensation 
parameter determination (e.g., off-line test mode) in accor- 45 
dance with the present invention. Receiver chain 700 includes 
an antenna 702, a LNA 704, a pair of I/Q mixers 706, 708, a 
switching module 710, a pair of LPFs 712, 714, a pair of 
ADCs 716, 718, a switching module 720, a digital compen­
sation (correction) module 722, a switching module 730, a 50 
FFT 732, a mode controller 734, a test signal generator 736, 
a test output measurement means (e.g., a module) 738, and a 
compensation parameter determination means (e.g., a mod­
ule) 740. 
Mode controller 734 controls the switching modules 710, 55 
720, and 730 to interconnect the various components of the 
receiver appropriately for the mode selection. Mode control­
ler 734 may also control the activation/deactivation ofvarious 
components within the receiver depending upon the mode of 
operation thus conserving power. In FIG. 7, the receiver chain 60 
700 is shown in test mode. In test mode, the antenna 702, the 
LNA 704 and the mixers 706, 708 do not need to be used and 
may be deactivated. Mode controller 734 directs test signal(s) 
from the test signal generator 736 in parallel to each of the 
LPFs 712,714. The outputs oftheADCs 716, 718, are routed 65 
to the input of the FFT 732 (e.g., directly, bypassing the 
compensation module 722). 
The test signal generator 736 generates a first frequency 
742 and a second frequency 744. In accordance with the 
invention, the frequency values ofthe first test frequency 742 
and the second test frequency 744 are selected to match the 
LPF pair (712,714) in the receiver chain 700. First frequency 
742, referred to as fg, should be positioned near the middle of 
the pass-band ofthe filter (712,714), andis used in measuring 
the gain I/Q imbalance. Second frequency 744, referred to as 
fp ' should be positioned near the edge of the band pass filter 
(712,714), and is used in measuring the phase I/Q imbalance. 
In accordance with the invention, the first test frequency fg 
742 and/or the second test frequency fp 744 may be selected 
using statistical analysis (e.g. median information) of simu­
lations of the two-path real filter (712, 714) characteristics. 
Such simulations may be over a set of distinct frequencies 
encompassing the band-pass of the filter and for many sets 
(e.g., 2000) of simulated component mismatches within the 
filter. First test frequency fg 742, may be selected near the 
center of the pass-band in an approximately flat (constant) 
region. One method to select the second test frequency fp 744 
includes determining simulation IMR (phase contribution), 
estimating (using a first order linear approximation) IMR 
(phase) for each of various simulation test frequencies (lo­
cated near the edge of the band-pass region), determining 
RMS errors between the simulation IMR (phase) and each 
estimation IMR (phase), and selecting the simulation test 
frequency resulting in minimal RMS error over the band-pass 
of the filter as f p 744. Using another approach, second test 
frequency fp 744 may be selected as the test frequency at the 
edge ofthe band-pass where the phase error is observed in the 
simulation to be dominant. Such a selection will improve the 
delay estimate near the pass-band edge, but the rms average 
over the band-pass range might suffer. This trade offbetween 
good pass-band edge and low rms may drive the choice of 
second test frequency fp 744 depending on the application. 
Different applications may use different coding schemes and 
may tolerate different levels of transmission signal quality. 
For example, choosing fg=5 MHz and fp =7 MHz is a one 
possible scenario for an exemplary seventh-order 8.8 MHz 
Butterworth filter used in applications requiring low rms 
error. Alternately, choosing fg=5 MHz and fp =8 MHz is 
another possible scenario for an exemplary seventh-order 8.8 
MHz Butterworth filter used in applications requiring low 
band-pass edge error. 
In some embodiments, a two-tone (fp , fg) test signal is 
generated by signal generator 736 and injected into the input 
of both LPFs simultaneously. In other embodiments, a one­
tone (fp or fg) test signal may be generated by signal generator 
736 and injected into the input of both signals during a first 
interval of time, followed by a different one-tone (fg or fp , 
respectively) test si~nal during a second interval of time.A 
Since both aG and aP are subsequently determined by com­
paring the relative difference between tl and t2, the amplitude 
and frequency accuracy of the injected test signal(s), e.g., a 
two-tone test signal, are not critical. The test signal(s) may be, 
and generally is, a real one wire base-band signal. There is no 
need to generate precise quadrature I/Q calibration tones to be 
used as test signals. The digital outputs t 1 and t2 of the ADCs 
716, 718, respectively, are routed into the FFT 732. When a 
signal including first test frequency fg 742 is input to LPFs 
(712,714), test output measurement means 738 measures the 
amplitudes of signals tl and t2 at first frequency fg 742 using 
FFT 732, obtaining ITl(fg)1 and IT2(fg)l. When a signal 
including second test frequency fp 744 is input to LPFs (712, 
714), test output measurement means 738 measures the 
phases oftl and t2 at frequency fp using FFT 732 obtaining 
angle T1(fg) and angle T2(fg). Compensation parameter deter­
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mination means 740 uses the measured gain and phase infor­
mation to determine an estimated gain error 
5 
and an estimated phase error 
10 
15 
Next, compensation parameter determination means 740 
determines a delay compensation pa~aAmeter (bP/wp ) ~2A4 ap~ 
a gain compensation parameter (l/oG) 726, where oG=oG 
(fg ) and bP=bP (fp )' Then, the determined delay compensa­
tion parameter 724 and the determined gain compensation 20 
parameter 726 are installed into the digital compensation 
(correction) module 722. 
FIG. 8 illustrates an exemplary I/Q receiver chain 800 
showing signal routing used for normal receiver operation 
(e.g., on-line operate mode) in accordance with the present 25 
invention. Some components of the receiver chain 800 of 
FIG. 8 may be the same or similar to the components of the 
receiver chain 700 of FIG. 7. Receiver chain 800 includes an 
antenna 802, a LNA 804, a pair of I/Q mixers 806, 808, a 
switching module 810, a pair of LPFs 812, 814, a pair of 30 
ADCs 816, 818, a switching module 820, a digital compen­
sation (correction) module 822, a switching module 830, a 
FFT 832, a mode controller 834, a test signal generator 836, 
a test output measurement means 838, and a compensation 
parameter determination means 840. The components 802, 35 
804,806,808,810,812,814,816,818,820,822,824,826, 
830,832,834,836,838,840 ofthe receiver chain 800 ofFIG. 
8 may be the same or similar to the corresponding compo­
nents702, 704, 706, 708, 710, 712, 714, 716, 718, 720, 722, 
724,726,730,732,734,736,738,740 of the receiver chain 40 
700 of FIG. 7. 
The mode controller 834, set in operate mode, controls 
switching modules 810, 820, 830 to couple: mixer 806 to LPF 
812; mixer 808 to LPF 814; ADC 816 to the input of com­ 45 
pensationmodule 822; ADC 818 to the input ofcompensation 
module 822; and compensation module 822 output to FFT 
832. In operate mode, the test signal generator 836, the test 
output measurement means 838, and the compensation 
parameter determination means 840 are not needed and may 50 
be deactivated by the mode controller 834. 
Digital compensation (correction) module 822 performs a 
compensation of the LFP pair (812/814) (and perhaps ADC 
pair (816/818)) I/Q leakage. The compensation of module 
822 applied is a constant gain compensation and a constant 55 
delay compensation, in accordance with the invention. 
FIG. 9 illustrates an exemplary I/Q transmitter chain 900 
showing signal routing used for compensation parameter 
determination (e.g., off-line test mode) in accordance with the 
present invention. Transmitter chain 900 includes a DSP 902, 60 
a digital (pre-distortion) compensation module 904, a switch­
ing module 910, a pair ofDACs 912, 914, a pair ofLPFs 916, 
918, a mixer/lo block 922, a power amp 924, an antenna 926, 
a pair ofADCs 928, 930, a FFT 932, a test output measure­
ment means (e.g., a module) 934, a compensation parameter 65 
determination means (e.g., a module) 936, a mode controller 
938, and a test signal generator 940. 
Mode controller 938 controls the switching modules 910 
and 920 to interconnect the various components of the trans­
mitter appropriately for the mode selection. Mode controller 
938 may also control the activation/deactivation of various 
components within the transmitter depending on the mode of 
operation, thus conserving power. In FIG. 9, the transmitter 
chain 900 is shown in test mode. In test mode, the DSP 902, 
the mixer block 922, the power amplifier 924, and the antenna 
926 are not needed and may be deactivated. Mode controller 
938 directs test signal(s) from the test signal generator 940 in 
parallel to each of the DACs 912, 914. The outputs of the 
DACs 912, 914, are routed (e.g., directly) to the input of the 
LPFs 916, 918, respectively. 
The test signal generator 940 includes a third frequency 
942 and a fourth frequency 944. In accordance with the inven­
tion, the frequency values ofthe third test frequency 942 and 
the fourth test frequency 944 are selected to match the LPF 
pair (916,918) in the transmitter chain 900. Third frequency 
942, referred to as f Tg should be positioned near the middle of 
the band pass ofthe filter (916,918), and is used in measuring 
the gain I/Q imbalance. Fourth frequency 944, referred to as 
fTp should be positioned near the edge of the band pass filter 
(916,918), and is used in measuring the phase I/Q imbalance. 
(Note: subscript T is used in FIGS. 9, 10 and 13 to designate 
correspondence to the transmitter chain.) 
In accordance with the invention, the third test frequency 
f Tg 942 and/or the fourth test frequency f Tp 944 may be 
selected based upon statistical analysis (e.g., median infor­
mation) of simulations of the two-path real filter (916,918) 
characteristics. Such selectionmethods, previously described 
with respect to the receiver chain 700 of FIG. 7, are also 
applicable with respect to the transmitter chain 900 ofFIG. 9. 
In some embodiments, a two-tone (fTp ' f Tg) test signal is 
generated by test signal generator 940 and injected to the 
input of both DACs (912, 914) simultaneously. In other 
embodiments, a one-tone (fTp or f Tg) test signal is generated 
by test signal generator 940 and may be injected into the input 
of both DACs during a first interval of time, followed by a 
different one-tone (fTg or f Tp ) test signal during a second 
interval of time. 
The testing ofFIG. 9 is used to model I/Q imbalance ofthe 
LPFs 916, 918 (and perhaps the DACs 912, 914). TheADCs 
928, 930 are used for testing purposes and are not in the 
operational transmission chain. Therefore, any I/Q imbalance 
contribution during the testing due to the ADCs 928, 930 
should be removed. One exemplary method to remove ADC 
(928,930) I/Q imbalance contribution is to perform two sets 
of measurements for each frequency f Tp , f Tg . A first set of 
measurements may be conducted with LPF 916 coupled to 
ADC 930 and LPF 918 coupled to ADC 928 (shown by solid 
lines). A second set ofmeasurements may be conducted with 
LPF 916 coupled to ADC 928 and LPF 918 coupled to ADC 
930 (shown be dotted lines). Since the I/Q imbalance errors 
due to the ADCs 928, 930 are primarily gain errors, in some 
embodiments, only one set ofmeasurements are performed at 
fTp ' The switching of the routing between ADCs 928, 930 
may be controlled by the mode controller 938. The digital 
outputs tTlA and t T2A oftheADCs 930,928, respectively (solid 
line configuration) are routed into the FFT 932. The digital 
outputs t TlB and t T2B of the ADCs 928, 930, respectively 
(dashed line configuration) are routed into the FFT 932. 
When a signal including third test frequency f Tg 942 is input 
to DACs (912,914), test output measurement means 934 mea­
sures the amplitudes of signals (tTlA and t T2A ) or (tTlB and 
t T2B ) at frequency f Tg using FFT 932 and obtains (ITTlA(fTg) I 
and ITT2A(fTg) I) or (ITTlB(fTg) Iand ITT2B(fTg) I). When a sig­
nal including fourth test frequency f Tp 944 is input to LPFs 
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(912,914), test output measurement means 934 measures the 
phases ofsignals (tTlA and tT2A ) or (t rlB and tT2B) at frequency 
f rp using FFT 932 and obtains ((angle TTlA(frp ) and angle 
TT2A(frp)) or ((angle TrlB(frp ) and angle TT2B(frp)). Com­
pensation parameter determination means 936 uses the mea­
sured gain and phase information to determine an estimated 
gain error 
TT2A (fTg) TT2B (fTg) 
TrlA(fTg) * TTlB(fTg) 
and an estimated phase error 
5 
10 
of the components used for the compensation determination 
in each ofthe chains may be shared. For example, ADCs 928, 
930 (described with respect to transmitter chain 900) may be 
the sameADCs 716, 718 ofreceiver chain 700, and a common 
mode controller may switch the interconnection routing as 
required at the appropriate times. Fora transceiver, in general, 
the TX DACs could generate calibration signals for the RX 
filters, and the RX ADCs could be used to calibrate the TX 
filters without relying on the I/Q matching of the calibrating 
hardware. 
Various variations of the test signal generation and injec­
tion are possible in accordance with the invention. For 
example, with regard to the transmitter chain 900 of FIG. 9, 
the circuit may be opened and analog test signal(s) may be 
Alternatively, the phase error may be determined using one 
set of data wh~~e ((SP (frp)=-n/2+(angle TT2A(frp)-angle 
TTlA(frp) or ((OP (frp)=-n/2+(angle Tr2B(frp )-angle TrlB 
(frp )). Next, compensation parameter determina,t~on means 
936 determines a delay compensation pa~a!lleter (oP wrp )P,06 
~~d a gain cOPJe!1~ation parameter (lIGo) 908, where oG= 
oG (frg) and oP=oP (frp). Then, the determined delay com­
pensation parameter 906 and the determined gain compensa­
tion parameter 908 are installed into the digital pre-distortion 
(correction) module 904. 
FIG. 10 illustrates an exemplary I/Q transmitter chain 1000 
showing signal routing used for normal transmitter opera­
tions (e.g., on-line operate mode) in accordance with the 
present invention. The components of the transmitter chain 
1000 ofFIG. 10 may be the same or similar to the components 
ofthe transmitter chain 900 ofFIG. 9. Transmitter chain 1000 
includes a DSP 1002, a digital (pre-distortion) compensation 
module 1004, a switching module 1010, a pair ofDACs 1012, 
1014, a pair ofLPFs 1016, 1018, a switching module 1020, a 
mixer/lo block 1022, a power amp 1024, an antenna 1026, a 
pair ofADCs 1028, 1030, a FFT 1032, a test output measure­
ment means 1034, a compensation parameter determination 
means 1036, a mode controller 1038, and a test signal gen­
erator 1040. The components 1002, 1004, 1006, 1008, 1010, 
1012,1014,1016,1018,1020,1022,1024,1026,10281030, 
1032, 1034, 1036, 1038, 1040 ofthe transmitter chain 1000 of 
FIG. 10 may be the same or similar to the corresponding 
components902,904,906,908,910, 912,914,916,918,920, 
922, 924, 926, 928, 930, 932, 934, 936, 938, 940 of the 
transmitter chain 900 of FIG. 9. 
The mode controller 1038, set in operate mode, controls 
switching modules 1010 and 1020 to couple: pre-distortion 
module 1004 to DACs 1012 1014; and LPFs 1016, 1018 to 
Mixer/Lo block 1022. In operate mode, the ADCs 1028, 
1030, the FFT module 1032, the test signal generator 1040, 
the test output measurement means 1034, and the compensa­
tion parameter determination means 1036 are not needed and 
may be deactivated by the mode controller 1038. 
Digital pre-distortion (correction) module 1004 performs a 
compensation of the LFP pair (1016/1018) and DAC pair 
(1012/1014) I/Q leakage. The compensation ofmodule 1004 
applied is a constant gain compensation 1008 and a constant 
delay compensation 1006, in accordance with the invention. 
In some embodiments of the invention, e.g., a transceiver 
including both a receiver chain and a transmitter chain, some 
generated and injected at the input to both LPFs 916, 918. In 
such an embodiment, the I/Q imbalance, from such testing, 
could be determined for LPFs 916, 918, but would exclude 
the effect from DACs 912, 914. In accordance with the inven­
tion, the LPFs may be the most important components 
through which the test signals (used for compensation mod­
ule tuning in accordance with the invention) should pass, 
since they include a frequency dependent I/Q imbalance. 
The digital compensation module, ofthe present invention, 
includes a tunable delay and a tunable gain. The examples of 
receiver and transmitter chains of the present invention have 
shown the tunable delay in the I path and the tunable gain in 
the Q path. Other embodiments of the compensation module 
are possible, in accordance with the invention. For example, 
the tunable gain may be in the Q path and the tunable delay 
may be in the I path. Alternatively, the tunable delay and the 
tunable gain may be both in the I path or the tunable delay and 
the tunable gain may be both in the Q path. The tunable delay, 
of the compensation module, can be well approximated by a 
first-order interpolation filter since the delay mismatch is 
expected to be small compared to the sampling period Ts =11 
fs ' Graph 1100 of FIG. 11 illustrates a variable delay with a 
first-order interpolation. Block 1150 illustrates an exemplary 
conceptual digital compensation module that may be used as 
a compensation (correction) module in a receiver chain, or as 
a pre-distortion (correction) module in a transmitter chain, in 
accordance with the invention. Module 1150 includes an 
upper branch, used for phase correction operations, and a 
lower branch, used for gain correction operations. Module 
1150 includes two multipliers 1114 (with a tunable coeffi­
cient lISG), 1116 (with a tunable coefficient SP/wpTJ, two 
adders 1118, 1120 and two delay elements 1110, 1112. Input 
signals, Xl 1102 and x2 1104, are compensated by module 
1150 outputting signal~~l 1106 and xg2 1108. When a signal 
x(n) is delayed by 1:=oP/wp , 1:>0, then the resulting signal 
xin) can be calculated from x(n+ I) and x(n) as illustrated in 
FIG. 1100 and represented by switch 1122 in the up position 
in drawing 1150. The gain correction branch includes a Ts 
delay (represented by delay element 1112) for 1:>0, in order 
for the gain correction branch to be synchronized with the 
phase correction operations. If the delay is negative, (i.e., 
1:~0), then x(n-I)and x(n)are used to determine xin), and 
the module is represented with switch 1122 in the down 
position in drawing 1150. 
25 
30 
35 
40 
45 
50 
55 
60 
65 
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In some embodiments of the invention, the compensation 
module ofthe present invention may be an analog implemen­
tation rather than a digital implementation. 
FIG. 12 is a flowchart 1200 illustrating an exemplary 
receiver filter pair I/Q imbalance compensation method in 5 
accordance with the present invention. The test signal(s) are 
generated and injected into the filter chain (1210). The 
response to the injected test signals is measured (1220). Com­
pensation module values are determined (1230). Next, the 
determined compensation values are used to compensate for 10 
I/Q imbalance (1240). The receiver then returns to nonnal 
operation (1250). 
The blocks of the flowchart 1200 of FIG. 12 shall now be 
discussed in more detail in the context of an exemplary 
receiver LPF pair I/Q compensation operation in accordance 15 
with the methods ofthe present invention. The compensation 
operation starts, when the receiver is configured in a filter 
leakage test mode. FIG. 7 represents such an off-line filter 
leakage test mode. Mode controller 734 has controlled the 
switching modules 710, 720, and 730 to disconnect the mix- 20 
ers 706, 708 from the LPFs 712, 714 and to bypass the 
compensation module 722. In step 1210, test signal(s) are 
generated by test signal generator 736 and injected in the filter 
chain; the response output is measured (1220) by the test 
output measurement means 738 using FFT 732. 25 
Two exemplary techniques of the signal generation/injec­
tion and measurement operations (1210 and 1220) are 
described below. In the first approach, two analog test signals, 
each at a distinct frequency are sequentially generated/in­
jected and measured. A first analog test signal (e.g., exem- 30 
plary test signal:testA(fg)) at a first frequency (fg), 742, is 
generated by test generator 736 and applied to the inputs of 
both receiver I/Q LPFs 712, 714. The test output measure­
ment means 738 measures the amplitude ofthe output signals 
t1(fg), t2(fg) from eachADC 716,718, respectively using FFT 35 
732, obtaining IT1(fg) Iand IT2(fg)l. Next, the test signal gen­
erator 736 generates and applies a second analog test signal 
(e.g., exemplary test signal:testB(fp) ) at a second test fre­
quency (fp ) 744 to the inputs ofthe LPFs 712, 714. Then, the 
test output measurement means 738 measures the phase ofthe 40 
output signals t1 (fp ), t2 (fp ) from eachADC 716, 718, respec­
tively, usingFFT 732, obtainingangleT1 (fp ) and angle T2 (fp )' 
A second approach of the signal generation/injection and 
measurement operations (1210 and 1220) shall now be 
described. In this second approach, a single analog test signal 45 
including components at two distinct frequencies is generated 
by test signal generator 736, injected in the receiver chain and 
measured by the test output measurement means 738 using 
FFT 732. A first analog test signal including a first frequency 
component and a second frequency component (e.g., exem- 50 
plary test signal:testc(fg,fp)) is applied to the inputs of both 
LPFs 712, 714. The test output measurement means 738 
measures the amplitude of the output signals t 1 and t2 at the 
first frequency fg and the phase of the output signals t1 and t2 
at the second frequency fp obtaining IT1(fg)l, IT2(fg)l, angle 55 
T1 (fp )' and angle T2(fp )' 
The compensation module values are determined by the 
compensation parameter detennination means 740 using the 
measured amplitude and phase information (1230). A 
receiver I/Q filter gain error value 726 is determined by the 60 
compensation parameter detennination means 740 using the 
amplitude measurements at the first frequency as described 
b~low. An estimated gain error at frequency fg is determined 
(0G, (fg)=IT2(fg)/T1(fg) I) and a gain compensatio~Y~a:neter 
(l/oG) 726 is determined by module 740 where oG=oG (fg). 65 
A receiver I/Q filter delay error value 724 is determined by the 
compensation parameter determination means 740 based 
upon the phase measurements at the second frequency as 
described below. An estimated phase error ((bP (fp )=-n/2+ 
angle T2(fp)-angle T1(fp )) at frequency fp is detennined. 
Next, compensation parameter determination means 740 
determi~esA ~ delay compensation parameter (oP/wp ) 724 
where oP=oP (fp ). 
The determined receiver I/Q gain and delay values 726, 
724 are applied (installed) in the I/Q filter compensation 
"correction" module 722 (1240). 
The receiver chain is retuned to normal (e.g., on-line) 
operational mode (1250). Here, the mode controller 734 may 
direct the switching modules 710,720, and 730 to reconfigure 
the receiver chain. Such a reconfigured receiver chain may be 
represented by FIG. 8. The gain and delay values installed in 
the compensation module 722, may remain and be used until 
another test signal compensation operation is perfonned. 
In some embodiments, the compensation operation ofFIG. 
12 may be performed once, e.g., at the factory prior to ship­
ment. In such an embodiment, some modules (e.g., the test 
signal generator 736, the test output measurement means 738, 
and the compensation parameter determination means 740) 
may be external testing devices and not included in the 
receiver. Alternatively or in addition, the test signal compen­
sation operation may be perfonned once during each power 
on cycle (e.g., at turn-on as part on an initialization sequence). 
Such turn-on tuning during initialization may remove some 
component errors due to aging, current ambient temperature, 
and/or current supply voltage. Alternately or in addition, the 
test signal compensation operation may be perfonned inter­
mittently during operations (e.g., once at power-on, occasion­
ally or periodically during the operation at time intervals 
where the receiver is not be utilized for normal communica­
tions). Such occasional or periodic tuning may allow for 
adjustments as components in the receiver change due to 
self-heating of the components within the receiver, and/or 
errors due to supply voltage fluxuations. In some embodi­
ments, a re-tuning compensation operation may be initiated 
by an observed degradation in the quality of the received 
signal (e.g., a bit error rate exceeding a threshold level). 
FIG. 13 is a flowchart 1300 illustrating an exemplary trans­
mitter filter pair I/Q imbalance compensation method in 
accordance with the present invention. The test signal(s) are 
generated and injected into the filter chain (1310). The 
response to the injected test signals is measured (1320). Com­
pensation module values are detennined (1330). Next, the 
determined compensation values are used to compensate for 
I/Q imbalance (1340). The transmitter returns to nonnal 
operation (1350). 
The acts of the flowchart 1300 of FIG. 13 shall now be 
discussed in more detail in the context ofan exemplary trans­
mitter LPF pair I/Q compensation operation in accordance 
with the methods of the present invention. 
The compensation operation starts when the transmitter is 
configured in a filter leakage test mode. FIG. 9 represents an 
exemplary off-line filter leakage test mode configuration. 
Mode controller 938 has controlled the switching modules 
910 and 920 to discounect the mixer block from the LPFs 916, 
918 and to discounect the compensation module 904 from the 
DACs 912, 914. Mode controller 938 has controlled switch­
ingmodule920to connectLPF 916 toADC 930 andLPF 918 
to ADC 928 (solid line configuration). 
Test signal(s) are generated by test signal generator 940 
and injected in the filter chain (1310), and the response output 
is measured by the test output measurement means 934 using 
FFT 932 (1320). 
Two exemplary techniques of the signal generation/injec­
tion and measurement 1310 and 1320) are described below. In 
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the first approach, two digital test signals, each at a distinct 
frequency are sequentially generated/injected and measured. 
A first digital test signal (e.g., exemplary test signal:testD 
(frg)) at a third frequency (frg), 942, is generated and applied 
to the inputs of both transmitter DACs 912, 914. Then, the 
amplitudes of output signals tTlA and tT2A from ADCs 930, 
928 are measured by the test output measurement means 934 
obtaining ITTlA(frg) I and ITT2A(frg)l. Next, the inputs to the 
ADCs 928, 930 are switched (to the dotted line configuration) 
such that LPF 916 couples to ADC 928 while LPF 918 10 
couples to ADC 930. This switching operation is performed 
so that data may be collected to mathematically remove the 
I/Q gain imbalance present in theADC pair (928/930). ADC 
pair (928/930) is not in the normal operational transmitter 15 
chain (See FIG. 6), and thus it is desirable that ADC pair 
(928/930) I/Q imbalance not influence the determination of 
transmitter chain pre-distortion (correction) module coeffi­
cients. Next, the first digital test signal (testD(frg)) at the third 
frequency (frg) 942 is generated and applied to the inputs of 20 
both transmitter DACs 912, 914. The amplitudes of output 
signals t rlB and tT2B fromADCs 928, 930 are measured by the 
test output measurement means 934 obtaining ITrlB(f rg) Iand 
ITr2B(fr )1. Next, a second digital test signal (e.g., exemplary 
. g . 
test sIgnal: testE(frp )) at a fourth frequency (frp) 944 IS gen- 25 
erated and applied to the inputs of both transmitter DACS 
912, 914. The test output measurement means 934 measures 
the phase ofthe output signals t rlB and tT2B from each of the 
ADCs 928, 930 using FFT 932, obtaining angle TrlB(frp) , 
and angle TT2B(frp). 30 
A second approach of the signal generation/injection and 
measurement operations (1310 and 1320) shall now be 
described. In the second approach, a digital test signal, with 
two distinct frequencies is generated by test output measure- 35 
ment means 934, injected into the DACs 912,914 and mea­
sured by the test output measurement means using FFT 932. 
A first digital test signal (e.g., exemplary test signal: testAfrg, 
f rp)) including a component at a third freque~cy (frg) 942 and 
a component at a fourth frequency (frp) 944 IS generated and 40 
input to both transmitter DACs 912, 914. Next, the test output 
measurement means 934 measures the amplitude of output 
signals tTlA and t T2A at the third frequency (frg) 942 and 
measures the phase of the output signals tTlA and t T2A at the 
fourth frequency (frp) 944 using FFT 932, obtaining ITTlA 45 
(frg) I, ITT2A(frg)l, angle TTlA(frp), and angle TT2A(frp). Next, 
the inputs to the ADCs 928, 930 are switched (to the dotted 
line configuration) such that LPF 916 couples to ADC 928 
while LPF 918 couples toADC 930. Then, the first digital test 
signal (testAfrp,frp)) including a component at a third fre- 50 
quency (frg) 942 and a component at a fourth frequency (frp ) 
944 is generated and input to the both transmitter DACs 912, 
914. The amplitudes of the output signals t rlB and t r2B are 
measured by the test output measurement means 934 using 
FFT 932, obtaining ITrlB(frg) I and ITT2B(frg)l. This repeat 55 
application ofthe test signal and collection ofa second set of 
measurements is performed in order to obtain sufficient data 
to remove the I/Q gain imbalance due to the ADCs 928, 930, 
elements not in the operational transmitter chain. 
Next, compensation parameter determination means 936 60 
determines a gain error value and a filter delay error value 
based upon the measurements (1330). 
Compensation parameter determination means 936, deter­
mines a compensation gain value 908 using the amplitude 
measurements collected at the third frequency (frg) 942 as 65 
described below. An estimated gain error at frequency (frg) 
942 is determined: 
TT2A (fTg) TT2B (fTg) 
TrlA(fTg) * TTlB(fTg) . 
A gain compensation parameter (l/oG) 908 is determined by 
module 936 where bG=bG (frg). 
Compensation parameter determination means 936, deter­
mines a compensation delay error value 906 using the phase 
measurements collected at the fourth frequen,cy (frp) 944 as 
described below. An estimated phase e~r~r: (OP (frp )=-n/2+ 
angle TT2A(frp )-angle TTlA(frp)) or (OP (frp)=-n/2+angle 
TT2B(frp )-angle TrlB(frp))or OP (frp)=-n/2+(angle TT2A 
(fr )-angle TTlA(frp)+angle TT2B(frp)-angle TrlB(frp ))/2) at fr~uency f rp 944 is determined. Next, compensation param­
eter determination means 936 determines a delay compensa­
tion parameter (bP/co rp) 906 where bP=bP (frp). 
The determined transmitter I/Q gain and delay values (908, 
906) are installed (loaded) in the I/Q filter compensation 
pre-distortion (correction) module 904 (1340). 
The transmitter chain may then be returned to normal (e.g., 
on-line) operational mode (1350). Here, the mode controller 
938 may direct the switching modules 910 and 920 to recon­
figure the transmitter chain. An exemplary reconfigured 
transmitter chain is shown in FIG. 10. The gain and delay 
values installed in the compensation module 904, may remain 
and be used until another test signal compensation operation 
is performed. In some embodiments, the compensation 
operation of FIG. 13 may be performed once (e.g., at the 
factory prior to shipment). Alternatively, or in addition, the 
test signal compensation operation may be performed once 
during each power on cycle (e.g., at tum-on as part on an 
initialization sequence). Alternatively, or in addition, the test 
signal compensation operation may be performed intermit­
tently during operations (e.g., once at power-on, occasionally 
or periodically during the operation at time intervals where 
the transmitter is not being utilized). In some embodiments, a 
re-tuning transmitter compensation operation may be initi­
ated by an observed degradation in the quality ofthe received 
signal corresponding to transmissions from said transmitter. 
Variations of the methods of the exemplary receiver I/Q 
compensation operation of FIG. 12 or the exemplary trans­
mitter I/Q compensation operation of FIG. 13 are possible in 
accordance with the invention. For, example, the order of 
signal generation/injection and measurements (with respect 
to gain and phase test frequencies) may be varied. The switch­
ing point for interchanging the inputs to ADCs 928, 930 may 
be performed at different points in the testing sequence. In 
addition, two individual test signals each with a single test 
frequency at a different time may be grouped together and 
viewed as a single test signal, in accordance with the inven­
tion. 
The selection of various real low pass filters for the I/Q 
receiver and/or transmitter chain shall now be discussed with 
respect to the I/Q compensation module ofthe present inven­
tion. A proposed method for I/Q frequency dependent error 
compensation, in accordance with the present invention, 
apriori designates and designs the correction module to a 
simple digital implementation using a gain coefficient and a 
delay coefficient. The expected gain and phase imbalance, for 
a specific real low pass filter pair may be identified based on 
an extensive statistical analysis. These statistical results may 
be used to evaluate whether the pair of filters has a relatively 
frequency-independent pass-band gain error and a relatively 
linear pass-band phase error (i.e., a delay). In other words, 
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bG(w) I = bG = constant 
WEBW 
and 5 
ab:~W) I = T= constant 
WEBW 
10 (Slope of the phase error vs frequency curve can be rea­
sonably approximated by a straight line). 
FIG. 18 illustrates exemplary delay approximations of 
phase imbalance for an exemplary 7th order Butterworth filter 
with an 8.8 MHz bandwidth. FIG. 18 includes a graph 1800 of 15 
phase [deg] on the vertical axis 1801 vs frequency on the 
horizontal axis 1802. Curve 1803 illustrates phase error due 
to I/Q phase imbalance as a function of frequency. Curve 
1804 illustrates a compensation approximation model with a 
constant delay "1: 1 that may be obtained as a straight line 20 
approximation based on a phase measurement test frequency 
selection of 8 MHz. Curve 1805 illustrates a compensation 
approximation model with a constant delay "1:2 that may be 
obtained as a straight line approximation based on a phase 
measurement test frequency selection of7 MHz. Both "1: 1 *w 25 
and "1: 2 *w approximate OP(w) reasonably well. 
For filters, where these strict assumptions (described 
above) hold, the proposed I/Q compensation method of the 
present invention has the advantage that it provides a fast­
estimation (non-iterative) and hardware-efficient compensa­ 30 
tion (correction) method. However, the proposed method uses 
these assumptions, so it is less effective for filters with differ­
ent behavior. 
Statistical evaluations indicate that a cascade-of-pole But­
terworth filter (7th order transfer function with 8.8 MHz band­ 35 
width) significantly benefits from the delay-based correction 
of the present invention. In order to check the validity of the 
proposed method for other filters, first, the same Butterworth 
transfer function was investigated for an implementation 
using a ladder topology. In addition, a 7th-order O.S-dB ripple 40 
8.8-MHz wide Chebyshev transfer function was investigated 
for both cascade-of-poles and ladder topologies. 
FIG. 14 shows the frequency dependence of the uncom­
pensated/compensated median IMR (w) and gain/phase 45 
errors based on a 2000-trial statistical analysis for the four 
filter types described above. Graph 1410 plots median IMR 
[dB] on vertical axis 1411 vs frequency on horizontal axis 
1412 for the Butterworth cascade filter. Curve 1413 repre­
sents total uncorrected IMR (w); curve 1414 represents total 50 
corrected IMR (w) when a test frequency=8 MHz is used for 
the phase measurements; curve 1415 represents total cor­
rected IMR (w) when a test frequency=7 MHz is used for the 
phase measurements; curve 1416 represents the gain compo­
nent dG (gain) of the uncorrected IMR (w); curve 1417 rep­ 55 
resents the phase component dP (phase) of the uncorrected 
IMR (w). 
Graph 1420 plots medianIMR(dB) on vertical axis 1421 vs 
frequency on horizontal axis 1422 for the Butterworth ladder 
filter. Curve 1423 represents total uncorrected IMR (w); curve 60 
1424 represents total corrected IMR (w) when a test fre­
quency=8 MHz is used for the phase measurements; curve 
1425 represents total corrected IMR (w) when a test fre­
quency=7 MHz is used for the phase measurements; curve 
1426 represents the gain component dG (gain) of the uncor­ 65 
rected IMR (w); curve 1427 represents the phase component 
dP (phase) of the uncorrected IMR (w). 
Graph 1430 plots medianIMR(dB) on vertical axis 1431 vs 
frequency on horizontal axis 1432 for the Chebyshev cascade 
filter. Curve 1433 represents total uncorrected IMR (w); curve 
1434 represents total corrected IMR (w) when a test fre­
quency=8 MHz is used for the phase measurements; curve 
1435 represents total corrected IMR (w) when a test fre­
quency=7 MHz is used for the phase measurements; curve 
1436 represents the gain component dG (gain) of the uncor­
rected IMR (w); curve 1437 represents the phase component 
dP (phase) of the uncorrected IMR (w). 
Graph 1440 plots medianIMR(dB) on vertical axis 1441 vs 
frequency on horizontal axis 1442 for the Chebyshev ladder 
filter. Curve 1443 represents total uncorrected IMR (w); curve 
1444 represents total corrected IMR (w) when a test fre­
quency=8 MHz is used for the phase measurements; curve 
1445 represents total corrected IMR (w) when a test fre­
quency=7 MHz is used for the phase measurements; curve 
1446 represents the gain component dG (gain) of the uncor­
rected IMR (w); curve 1447 represents the phase component 
dP (phase) of the uncorrected IMR (w). 
Yield curves are shown in FIG. 15 corresponding to each of 
the filters evaluated. Graph 1510 plots Yield (%) on vertical 
axis 1511 vs IMR(dB) on horizontal axis 1512 for the But­
terworth cascade filter. Curve 1513 represents yields for rms 
ofIMR (uncorrected); curve 1514 represents yields for mini­
mum ofIMR (uncorrected); curve 1515 represents yields for 
nns of IMR (corrected) when a test frequency of 8 MHz is 
used for the phase measurements; curve 1516 represents 
yields for minimum ofIMR (corrected) when a test frequency 
of 8 MHz is used for the phase measurements; curve 1517 
represents yields for nns of IMR (corrected) when a test 
frequency of 8 MHz is used for the phase measurements; 
curve 1518 represents yields for minimum of IMR (cor­
rected) when a test frequency of 7 MHz is used for the phase 
measurements. 
Graph 1520 plots Yield (%) on vertical axis 1521 vs IMR 
(dB) on horizontal axis 1522 for the Butterworth ladder filter. 
Curve 1523 represents yields for rms ofIMR (uncorrected); 
curve 1534 represents yields for minimum of IMR (uncor­
rected); curve 1535 represents yields for nns of IMR (cor­
rected) when a test frequency of 8 MHz is used for the phase 
measurements; curve 1526 represents yields for minimum of 
IMR (corrected) when a test frequency of 8 MHz is used for 
the phase measurements; curve 1527 represents yields for 
nns of IMR (corrected) when a test frequency of 8 MHz is 
used for the phase measurements; curve 1528 represents 
yields for minimum ofIMR (corrected) when a test frequency 
of7 MHz is used for the phase measurements. 
Graph 1530 plots Yield (%) on vertical axis 1531 vs IMR 
(dB) on horizontal axis 1532 for the Chebyshev cascade filter. 
Curve 1533 represents yields for rms ofIMR (uncorrected); 
curve 1534 represents yields for minimum of IMR (uncor­
rected); curve 1535 represents yields for nns of IMR (cor­
rected) when a test frequency of 8 MHz is used for the phase 
measurements; curve 1536 represents yields for minimum of 
IMR (corrected) when a test frequency of 8 MHz is used for 
phase measurements; curve 1537 represents yields for rms of 
IMR (corrected) when a test frequency of 8 MHz is used for 
the phase measurements; curve 1538 represents yields for 
minimum ofIMR (corrected) when a test frequency of7 MHz 
is used for the phase measurements. 
Graph 1540 plots Yield (%) on vertical axis 1541 vs IMR 
(dB) on horizontal axis 1542 for the Chebyshev ladder filter. 
Curve 1543 represents yields for rms ofIMR (uncorrected); 
curve 1544 represents yields for minimum of IMR (uncor­
rected); curve 1545 represents yields for nns of IMR (cor­
rected) when a test frequency of 8 MHz is used for the phase 
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measurements; curve 1546 represents yields for minimum of 
IMR (corrected) when a test frequency of 8 MHz is used for 
IMR(corrected); curve 1547 represents yields for rms ofIMR 
(corrected) when a test frequency of 8 MHz is used for the 
phase measurements; curve 1548 represents yields for mini­
mum of IMR (corrected) when a test frequency of 7 MHz is 
used for IMR (corrected). 
Estimation error (dgr) vs estimation frequency is shown for 
each of the four filters evaluated in FIG. 16. Graph 1610 
shows a curve 1613 plotting estimation error (dgr) on the 10 
vertical axis 1611 vs estimation frequency on the horizontal 
axis 1612 for the Butterworth cascade filter. Graph 1620 
shows a curve 1623 plotting estimation error (dgr) on the 
vertical axis 1621 vs estimation frequency on the horizontal 
axis 1622 for the Butterworth ladder filter. Graph 1630 shows 15 
a curve 1633 plotting estimation error (dgr) on the vertical 
axis 1631 vs estimation frequency on the horizontal axis 1632 
for the Chebyshev cascade filter. Graph 1640 shows a curve 
1643 plotting estimation error (dgr) on the vertical axis 1641 
vs estimation frequency on the horizontal axis 1642 for the 20 
Chebyshev ladder filter. The optimal fp frequency (the test 
frequency to use for phase measurements) may be determined 
based on FIG. 16. 
Table 1700 of FIG. 17 summaries comparison results for 
the four filters evaluated for a rms IMR (dB) with phase 25 
measurement test frequency fp =7 MHz and gain measure­
ment test frequency fg =5 MHz. 
The uncompensated IMR (C!J) results will be discussed first. 
Using Butterworth over Chebyshev transfer functions 30 
improves the amount ofthe rms IMR by about 3-5 dBs (FIG. 
17). Also, the use ofa ladder topology yields to about 2-4-dB 
better rms IMR than cascade-of-poles topology. This, indeed, 
confirms the reduced sensitivity to circuit element mismatch 
ofladder filters. Interestingly, the gain error of the cascade­ 35 
of-poles Chebyshev gradually bends over frequency (See 
curve 1436 ofFIG. 14), so the constant gain-error assumption 
does not hold well for this filter. However, the gain error of a 
ladderChebyshev flattens out except a sharp increase ofabout 
10 dB close to the pass-band edge (See curve 1446 of FIG. 40 
14). Butterworth filters show an approximately flat gain-error 
response with a slight bend near the pass-band edge (See 
curves 1416, 1426 of FIG. 14). 
FIG. 16 shows that the best phase-error estimation occurs 
for fp of about 7 MHz for the four filters. Although there is a 45 
global minima at about 8 MHz for the Chebyshev transfer 
function, the local minima at about 7 MHz is not significantly 
higher and, more importantly, is much flatter. Therefore, fp =7 
MHz should be used for each ofthe four filters for "best" rms 
phase-error estimation. Note that Butterworth filters intro­ 50 
duce roughly 5xless rms estimation error for fp =7 MHz (i.e., 
_0.2° for Butterworth versus -1 ° for Chebyshev, FIG. 16). 
Therefore, Butterworth filters are much better candidates for 
delay-based compensation, of the present invention, due to 
their maximally-flat response than their ripply, but more 55 
selective, Chebyshev counterparts. 
The effectiveness of the proposed compensation can be 
determined from FIGS. 14, 15 and 17. Clearly, a pair ofladder 
Butterworth filters is the best choice from the four candidate 
filters evaluated. Ladder Butterworth filters are the least 60 
affected by circuit-element mismatch to start with (i.e., 
uncorrected median rms IMR=35.2 dB, FIG. 17), and they 
can be the most effectively corrected by the proposed delay­
based correction of the present invention (i.e., corrected 
median rms IMR=46.1 dB). Both the cascade-of-poles But- 65 
terworth and ladder Chebyshev filters significantly benefit 
from the correction, which improves their performance by 
about 6-10 dB (FIG. 17). The approximately 2-dB improve­
ment for a cascade-of-poles Chebyshev filter shows less 
improvement. 
To ease the analog filtering requirements, in accordance 
with the invention, oversampling may be used in the TX 
and/or RX chain. In that case, the filter's bandwidth may be 
slightly increased by, e.g., 10% or 20%, at the expense of 
some selectivity loss. From the results in FIG. 14, one may 
conclude that opening up the filter has the advantage that it 
reduces the uncompensated I/Q imbalance affecting the 
actual signal. In addition, the compensated IMR improves 
even more. 
For example, the compensated median rms IMR ofladder 
Butterworth filters increases by 4.9 dB and 8.2 dB for 10% 
and 20% bandwidth increase, respectively, while the uncor­
rected median rms IMR gets improved by only 1.7 dB for the 
20% bandwidth stretching (FIG. 14). Both Chebyshev filters 
show about 6-dB compensated and 3-dB uncompensated 
IMR improvement for 20% bandwidth increase. These values 
are 3-dB and 0.7 dB for the cascade-of-pole Butterworth case. 
Based on analysis and in accordance with the methods of 
the invention, a "backward thinking" filter-design methodol­
ogy may be used. A system-level designer may consider the 
I/Q imbalance as a constraint (like the stop-band attenuation, 
bandwidth or group delay) in choosing the transfer function 
and the topology. By making a choice which is apriori favor­
able for the proposed delay-based compensation of the 
present invention (e.g., choosing a ladder Butterworth filter), 
a simple and effective I/Q compensation, in accordance with 
the invention, is possible. In contrast, when the I/Q-imbalance 
constraint is ignored, laborious, complicated and/or costly 
known frequency-dependent I/Q correction schemes (previ­
ously referenced) may be required. 
Although the invention has been described in the context of 
a low-pass real filter pair used for I/Q compensation, the 
method of the present invention may be also applicable to 
pairs of band-pass real filters. In such applications, the test 
frequency used to tune the compensation module to obtain the 
gain coefficient may selected near the center ofthe band-pass 
region. In addition the present invention may be used in 
applications other than I/Q receivers, transmitters, and/or 
transceivers which utilize filter pairs and may benefit from the 
compensation methods of the present invention. 
In some embodiments various features and/or elements of 
the present invention are implemented using modules. Such 
modules may be implemented using software, hardware or a 
combination of software and hardware. Some of the above 
described methods can be implemented using machine 
executable instructions, such as software, included in a 
machine readable medium such as a memory device, to con­
trol a machine, with or without additional hardware, to imple­
ment all or portions of the above described methods, e.g., in 
one or more elements. Accordingly, among other things, the 
present invention is directed to a machine-readable medium 
including machine executable instructions for causing a 
machine, e.g., processor and associated hardware, to perform 
one or more of the steps of the above-described methodes). 
What is claimed is: 
1. A method for determining a gain error estimate and a 
delay error estimate in a pair of filters comprising: 
a) applying a test signal to an input of both filters; 
b) measuring an output signal at the output of each filter; 
c) determining the gain error at a first frequency and a 
phase error at a second frequency; 
d) determining the delay error estimate using the deter­
mined phase error, wherein the delay error estimate is 
constant with frequency; 
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e) compensating for the determined delay error using a 
delay function, wherein, the delay function is substan­
tially constant with frequency; and 
f) compensating for the detennined gain error using a gain 
function, wherein the gain function is substantially con­
stant with frequency. 
2. The method ofclaim 1, wherein the pair of filters are IQ 
filters. 
3. The method of claim 1, wherein the first frequency is 
different from the second frequency. 10 
4. The method ofclaim 1, wherein the first frequency is less 
than the second frequency. 
5. The method of claim 1, wherein the first frequency is 
well within a pass-band of the pair of filters. 
6. The method of claim 1 wherein the first frequency is at 15 
approximately a pass band center and wherein the pair of 
filters are low pass filters. 
7. The method of claim 1 wherein the first frequency is at 
approximately DC and wherein the pair of filters are low pass 
filters. 20 
8. The method of claim 1 wherein the first frequency is at 
approximately a band-pass center and wherein the pair of 
filters are band-pass filters. 
9. The method of claim 1 wherein the second frequency is 25 
in a transition region of a cutoff frequency of the filters. 
10. The method of claim 1, wherein the second frequency 
is at a point in the upper portion ofthe transition region having 
0-20 dB attenuation from an average value. 
11. The method of claim 1, wherein the second frequency 30 
is at a point in the upper portion ofthe transition region having 
a 0-3 dB attenuation from an average value. 
12. The method ofclaim 1, wherein the filters are low-pass 
filters. 
13. The method ofclaim 1, wherein the test signal is a multi 35 
tone signal including the first and second frequencies. 
14. The method ofclaim 1, wherein the test signal includes 
the first tone at a first time and the second tone at a second time 
other than the first time. 
15. The method of claim 1, wherein detennining the delay 40 
error estimate uses the detennined phase error estimate at the 
second frequency. 
16. The method of claim 1, wherein the second frequency 
corresponds to a minimum root mean square value of the 
phase error between a statistically estimated model for the 45 
filter and a constant delay model for the filter over the band­
pass of the filter. 
17. The method of claim 1, wherein the second frequency 
improves the delay compensation near the bandpass edge. 50 
18. The method of claim 1 wherein, the pair of filters are 
part of a receiver chain. 
19. The method of claim 18, wherein the detennined gain 
error at a first frequency includes gain error from an analog to 
digital converter pair in the receiver chain in addition to gain 55 
error due to the pair of filters. 
20. The method of claim 1, wherein the pair of filters are 
part of a transmitter chain. 
21. The method of claim 20, wherein the detennined gain 
error at a first frequency includes gain error from a digital to 60 
analog converter pair in the transmitter chain in addition to 
gain error due to the pair of filters. 
22. The method of claim 20, wherein the act ofmeasuring 
an output signal at the output ofeach filter includes providing 
the output of each of the pair of filters to a corresponding one 65 
of a pair of analog to digital converters and measuring an 
output at each of the analog to digital converters. 
23. The method of claim 22, further comprising 
i) providing the output ofeach the pair offilters to the other 
one of the pair of analog to digital converters; and 
ii) again measuring the output signal at the output of each 
of the analog to digital converters. 
24. The method ofclaim 23, wherein detennining the gain 
error at a first frequency removes a contribution from the 
analog to digital converter pair. 
25. Apparatus for use in detennining a gain error estimate 
and a delay error estimate in a pair of filters comprising: 
a) a signal generator for applying a test signal to an input of 
each of the filters; 
b) means for measuring an output signal at the output of 
each of the filters; 
c) means for determining the gain error at a first frequency 
and a phase error at a second frequency; 
d) means for detennining the delay error estimate using the 
determined phase error, wherein the delay error estimate 
is constant with frequency; 
e) means for compensating for the determined delay error 
using an implementation of a delay function, wherein, 
the delay function is substantially constant with fre­
quency;and 
f)	 means for compensating for the detennined gain error 
using an implementation ofa gain function, wherein the 
gain function is substantially constant with frequency. 
26. The apparatus ofclaim 25, wherein the pair offilters are 
IQ filters. 
27. The apparatus of claim 25, wherein the first frequency 
is different from the second frequency. 
28. The apparatus of claim 25, wherein the first frequency 
is less than the second frequency. 
29. The apparatus of claim 25, wherein the first frequency 
is well within a pass-band of the pair of filters. 
30. The apparatus ofclaim 25 wherein the first frequency is 
at approximately a pass band center and wherein the pair of 
filters are low pass filters. 
31. The apparatus ofclaim 25 wherein the first frequency is 
at approximately DC and wherein the pair of filters are low 
pass filters. 
32. The apparatus ofclaim 25 wherein the first frequency is 
at approximately a band-pass center and wherein the pair of 
filters are band-pass filters. 
33. The apparatus of claim 25 wherein the second fre­
quency is in a transition region of a cutoff frequency of the 
filters. 
34. The apparatus of claim 25, wherein the second fre­
quency is at a point in the upper portion of the transition 
region having 0-20 dB attenuation from an average value. 
35. The apparatus of claim 25, wherein the second fre­
quency is at a point in the upper portion of the transition 
region having a 0-3 dB attenuation from an average value. 
36. The apparatus of claim 25, wherein the filters are low­
pass filters. 
37. The apparatus of claim 25, wherein the test signal is 
two-tone signal including the first and second frequencies. 
38. The apparatus of claim 25, wherein the test signal 
includes the first tone at a first time and the second tone at a 
second time other than the first time. 
39. The apparatus of claim 25, wherein detennining the 
delay error estimate uses the detennined phase error estimate 
at the second frequency. 
40. The apparatus of claim 25, wherein the second fre­
quency corresponds to a minimum root mean square value of 
a phase error between a statistically estimated model for the 
filter and a constant delay model for the filter over the band-
pass of the filter. 
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41. The apparatus of claim 25, wherein the second fre­ means for determining the gain error at a first frequency 
quency improves the delay compensation near the bandpass and a phase error at a second frequency; and 
edge. means for determining the delay error estimate using the 
42. The apparatus ofclaim 25 wherein, the pair offilters are determined phase error, wherein the delay error estimate 
part of a receiver chain. is constant with frequency, said apparatus comprising: 
43. The apparatus ofclaim 42, wherein the determined gain a) means for compensating for the determined delay 
error at a first frequency includes gain error from an analog to error using an implementation of a delay function, 
digital converter pair in the receiver chain in addition to gain wherein, the delay function is substantially constant 
error due to said pair of filters. with frequency; and 
44. The apparatus ofclaim 43, wherein the receiver chain is 10 b) means for compensating the determined gain error 
part ofa transceiver and wherein the generator for applying a using an implementation of a gain function, wherein 
test signal includes a digital to analog converter which is part the gain function is substantially constant with fre­
of a transmitter chain in said transceiver. quency. 
45. The apparatus ofclaim 25, wherein the pair offilters are 56. The apparatus ofclaim 55, wherein the at least one ofa 
part of a transmitter chain. 15 receiver, a transmitter, and a transceiver is part of a mobile 
46. The apparatus ofclaim 45, wherein the determined gain communications device. 
error at a first frequency includes gain error from a digital to 57. A method for determining a gain error estimate and a 
analog converter pair in the transmitter chain in addition to delay error estimate in a pair of filters comprising: 
gain error due to said pair of filters. a) applying a test signal to an input of both filters; 
47. The apparatus of claim 25, wherein the means for 20 b) measuring an output signal at the output of each filter; 
measuring an output signal at the output ofeach filter includes c) determining the gain error at a first frequency and a 
a pair ofanalog to digital converters, means for providing the phase error at a second frequency; and 
output of each of the pair of filters to a corresponding one of d) determining the delay error estimate using the deter­
the pair of analog to digital converters, and means for mea­ mined phase error; 
suring an output at each of the analog to digital converters. 25 wherein the delay error estimate is constant with fre­
48. The apparatus of claim 47, further comprising quency;and 
i) switching means for providing the output of each of the wherein the pair of filters are part ofa transmitter chain. 
pair of filters to the other one of the pair of analog to 58. The method of claim 57, wherein the determined gain 
digital converters; and error at a first frequency includes gain error from a digital to 
ii) measuring means for again measuring the output signal 30 analog converter pair in the transmitter chain in addition to 
at the output of each of the analog to digital converters. gain error due to the pair of filters. 
49. The apparatus of claim 48, wherein the means for 59. The method of claim 57, wherein the act ofmeasuring 
determining the gain error at a first frequency removes a an output signal at the output ofeach filter includes providing 
contribution from the analog to digital converter pair. the output ofeach ofthe pair of filters to a corresponding one 
50. The apparatus of claim 47, wherein the pair of filters is 35 of a pair of analog to digital converters and measuring an 
part of a transmitter chain, the pair of analog to digital con­ output at each of the analog to digital converters. 
verters is part of a receiver chain, and the receiver and trans­ 60. The method of claim 59, further comprising providing 
mitter chains are part of a transceiver. the output ofeach the pair offilters to the other one ofthe pair 
51. The apparatus of claim 25, wherein the means for of analog to digital converters; and again measuring the out­
compensating for the determined delay error and the means 40 put signal at the output of each of the analog to digital con­
for compensating the determined delay error are included in a verters. 
compensation module in series with said filter pair. 61. The method ofclaim 60, wherein determining the gain 
52. The apparatus of claim 25, wherein the compensation error at a first frequency removes a contribution from the 
module is a digital implementation and precedes a digital to analog to digital converter pair. 
analog converter pair and the filter pair in a transmitter chain. 45 62. Apparatus for use in determining a gain error estimate 
53. The apparatus of claim 25, wherein the compensation and a delay error estimate in a pair of filters comprising: 
module is a digital implementation and is situated down­ a) a signal generator for applying a test signal to an input of 
stream to said filter pair and an analog to digital converter pair each of the filters; 
in a receiver chain. b) means for measuring an output signal at the output of 
54. The apparatus ofclaim 25, wherein the apparatus is part 50 each of the filters; 
of a mobile communications device. c) means for determining the gain error at a first frequency 
55. Apparatus for use in compensating I1Q imbalance in a and a phase error at a second frequency; and 
low pass filter pair in at least one of a receiver, a transmitter, d) means for determining the delay error estimate using the 
and a transceiver, using a delay error and a gain error deter­ determined phase error, 
mined using a test system including: 55 wherein the delay error estimate is constant with fre­
a generator for applying a test signal to the inputs ofthe low quency, and 
path filter pair; wherein the pair of filters are part ofa transmitter chain. 
means for measuring an output signal at the output ofeach 
filter in the low pass filter pair; 
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